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The mobility and saturation velocity in the nanoscale metal oxide semiconductor field effect transistor
(MOSFET) are revealed to be ballistic; the former in a channel whose length is smaller than
the scattering-limited mean free path. The drain-end carrier velocity is smaller than the ultimate
saturation velocity due to the presence of a finite electric field at the drain. The current–voltage
characteristics of a MOSFET are obtained and shown to agree well with the experimental obser-
vations on an 80nm channel. When scaling complementary pair of NMOS and PMOS channels,
it is shown that the length of the channel is proportional to the channel mobility. On the other
hand, the width of the channel is scaled inversely proportional to the saturation velocity of the channel.
The results reported may transform the way the ULSI circuits are designed and their performance
evaluated.
& 2008 Elsevier Ltd. All rights reserved.1. Introduction
The metal oxide semiconductor field effect transistor
(MOSFET) is a vehicle for the design of integrated circuits both
for digital and analog applications. In a nanoscale channel, the
ballistic mobility and saturation velocity play an important role in
limiting the MOSFET performance. There is ongoing debate over
the interdependence of mobility that is controlled by momentum-
randomizing scattering events and saturation velocity that
depends on the streamlined motion of electrons [1–5]. Most
investigators tend to converge on the theme that the saturation
velocity does not sensitively depend on the low-field mobility.
However, there does not appear to be a consensus on the factors
limiting the current and velocity. In the work reported, the
mobility degradation due to quantum confinement effect is
described and utilized in evaluating nanoscale MOSFET perfor-
mance. Consequently, the ultimate saturation velocity due to
intense longitudinal electric field is shown to be ballistic with
magnitude comparable to the Fermi velocity in strongly inverted
channel. This ballistic paradigm, both for the ohmic mobility and
drain velocity limited by the ultimate intrinsic velocity is utilized
in modeling current–voltage (I–V) characteristics. The theory
replicates well all the observed features in experiments on anll rights reserved.
IT, Universiti Malaysia Sabah,
ail_s@ums.edu.my (I. Saad).
Scattering-limited and ball80nm channel. When applied to complementary pair of NMOS
and PMOS, new design rule is proposed.2. Quantum confinement
The channel in a nanoscale MOSFET is indeed a quantum one
that is constrained by the gate electric field forming an
approximately linear quantum well [4]. Contrary to the belief of
many naı¨ve researchers, no heating of the electrons by the gate is
possible. Rather, the gate confines the electron to length zQM
comparable to the de Broglie wavelength. The average distance of
an electron from the interface (z ¼ 0) is
zQM ¼
2
3
ð2:338E0Þ
qt
(1)
with
E0 ¼
_2q22t
2m3
 !1=3
and t  VGS þ VT
6tox
, (2)
where 2.338 E0 is the ground state energy, et is the transverse
electric field in strong inversion regime. 2.338 is the first zero of
the Airy function appropriate for a triangular quantum well, VT is
the threshold voltage, tox the thickness of the gate oxide and m

3 ¼
ml ¼ 0:916mo is the longitudinal effective mass. The electrons do
not reside at the Si/SiO2 interface as wave-function vanishes there
due to the quantum-confinement effect. In the nano-MOSFET, the
gate oxide is a few nm (tox ¼ 1.59nm in our case). The distanceistic transport in a nano-CMOS circuit, Microelectron. J (2008),
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The gate capacitance CG per unit area is smaller than Cox and is
given by
CG ¼
ox
toxeff
¼ Cox
1þ ð1=3ÞðzQM=toxÞ
. (3)
3. Ballistic saturation velocity
The carrier drift due to the channel electric field driving the
electrons has been explored in a number of works (see Ref. [1] for
a review and Ref. [6] for sample experimental results). In the
archival work of Arora [1], the ballistic transport, although not
specifically mentioned by that name, was predicted in the
presence of a high electric field. The theory developed was for
non-degenerate bulk semiconductors that gave saturation
velocity comparable to the thermal velocity. Recently, the theory
has been extended to embrace all dimensions under both
degenerate and non-degenerate conditions [5]. The ballistic
nature of the velocity is apparent from Fig. 1 that streamlines
the randomly oriented intrinsic velocity ~vi vectors in a very high
electric field.
The saturation velocity is the weighted average of the
magnitude of the carrier velocity |n| with averaging weight
equal to the probability given by the Fermi–Dirac distribution
multiplied by the two-dimensional density of states. This results
in saturation velocity being intrinsic velocity vi2 for a two-
dimensional distribution given by
vi2 ¼ vth2
I1=2ðZF2Þ
I0ðZF2Þ
(4)
with
vth2 ¼
ffiffiffiffiffiffiffiffiffiffiffi
pkBT
2mt
s
, (5)
where IjðZFÞ is the Fermi integral of order j with ZF ¼ (EFEc)/kBT
as the normalized Fermi energy with respect to the quantized
band-edge ec ¼ eco+2.338 E0, eco is the bulk conduction band-
edge that is lifted by the zero-point energy 2.338 E0 due to the
quantum confinement (QC) effect, T is the temperature and mt is
the transverse effective mass in ellipsoidal band structure of
silicon. In (10 0) configuration, only the lower two valleys with
conductivity effective mass are occupied in the quantum limit.
Eq. (4) shows that the ultimate intrinsic saturation velocity ni2 in a
semiconductor is the two-dimensional thermal velocity nth2 only
in a non-degenerate regime. In a degenerately induced MOSFET,
the intrinsic saturation velocity is limited to the Fermi velocity nF2
that in turn depends on surface carrier concentration ns:
vi2Deg ¼
2
3
vF2. (6)
The numerical work of Eq. (4) indicates that the electrons make a
transition from non-degenerate to degenerate statistics as gate
voltage is increased.Vi
2vi
E=0
E=Large
Vi
Fig. 1. Random intrinsic velocity vectors ~vi in a zero-field transforming to
streamlined vectors in a very high electric field.
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The current–voltage (I–V) characteristics of a nano-MOSFET
can be obtained from the velocity-field characteristics as follows:
ID ¼
CGmlfW=L½VGT  ð1=2ÞVDVD
1þ ðVD=VcÞ
; 0pVDpVDsat, (7)
where mlf is the low-field mobility, W the channel width, L the
channel length and VGT ¼ VGSVT. The drain voltage at the onset of
saturation VDsat is less than VDsat1, appropriate for carrier reaching
full saturation (a ¼ 1 below). VDsat1 is given by
VDsat1 ¼ Vcð
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
1þ 2VGT=Vc
p
 1Þ; Vc ¼ vsatmo
L (8)
The drain-to-saturation velocity ratio a ¼ nD/nsat is plotted in
Fig. 2 as a function of drain voltage VD starting from the saturation
point VDsat to VD ¼ 1.0V. As the drain electric field becomes larger
due to increased drain voltage, a tends to advance towards its
ultimate value of 1. In the scenario with a ¼ 1, the drain velocity is
the ultimate saturation velocity. However, when ao1, the drain
velocity nD is smaller than nsat due to the presence of the finite
electric field at the drain [5]. The curve at VGS ¼ 0.7V (upper one
in Fig. 2) is representative of a long-channel behavior as the ratio
VGS/Vc is smaller for a long channel. That is the reason that a ¼ 1
model works well for a long channel and current in the saturation
region has a flat slope, making channel conduction equal to zero.
However, in a nanoscale channel, as seen in the I–V characteristics
of Fig. 3 for a 80nm channel, the channel conductance is non-zero
due to the increase in the value of a as the drain voltage is
increased. The current at the onset of saturation region is
IDsat ¼ aCGðVGS  VT  VDsatÞvsatW ; VDXVDsat. (9)
IDsat depends only on the gate width and not sensitively on the
channel length. Hence, channel length modulation due to pinchoff
point moving in the channel is a mistaken identity that does
not exist either for the long or short channel. In fact, if the
binomial expansion of VDsat1 is performed under the long-channel
approximation, the carrier concentration at the drain is always
finite [5,8].
The I–V characteristics for an 80nm channel of Fig. 3 with
a ¼ 1 (solid lines) terminate at the velocity-saturation limited
current giving zero transconductance. However, when ao1, solid
lines branch out at VD ¼ VDsat to dotted line with a changing from0 0.2 0.4 0.6 0.8 1
0.45
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Drain Voltage VDS(V)
Fig. 2. The ratio a ¼ nD/nsat of the drain velocity as a function of drain voltage
beyond the onset of saturation VD4VDsat for VGS ¼ 0.7 (topmost curve), 0.8, 0.9, 1.0,
1.1 and 1.2 (bottom curve).
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Fig. 3. I–V characteristics of an 80nm MOSFET for gate voltage VGS ¼ 0.7, 0.8, 0.9,
1.0, 1.1 and 1.2. Solid lines are from Eq. (7) in the range 0pVDpVDsat. The dotted
lines are from Eq. (9) and are extensions for VDXVDsat. The dashed lines are for
a ¼ 1.
I. Saad et al. / Microelectronics Journal ] (]]]]) ]]]–]]] 3its value as described in Fig. 2. The experimental results [7] shown
by various markers agree well with the finite electric field model.
VDsat is always smaller but approaches VDsat1 as channel length is
increased (not shown). This is indicative of the fact that even for a
long-channel, the carrier drift at the drain end is limited by the
saturation velocity, not by the Ohmic transport. The current at the
source is still ohmic. That is in direct contrast to the consensus of
many investigators that are of the opinion that the current in the
channel is limited by the source electric field.5. Nano-CMOS design
In a CMOS circuit design, switching speed is enhanced when
the current IDn(p) in NMOS and PMOS transistors are the same as
given in Eq. (7) with
VGTnðpÞ ¼ VGSnðpÞ  VTnðpÞ (10)
VcnðpÞ ¼
vsatnðpÞ
monðpÞ
LnðpÞ: (11)
In the fabrication process, the oxide thickness tox can be made
the same for both transistors and threshold voltage can be
adjusted so that VTn ¼ VTp. As length is the smallest dimension in
the photolithographic process, the designers tend not to sacrifice
the smallest dimensions attained and hence keep the channel
length same for both channels. In a traditional design based on
Ohm’s law (VDS5Vc), the width is scaled so (Wmlf)n(p) product is
same for current to be equal in both channels. In order to account
for the lower mobility of PMOS, the width ratio of p-channel to
n-channel is scaled as
Wp
Wn
¼ mlfnmlfp
. (12)Please cite this article as: I. Saad, et al., Scattering-limited and ball
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obviously does not hold good for nano-scale channels. When
velocity saturation is considered, the saturation current of Eq. (9)
requires (Wvsat) to be matched for both n- and p-channels. In the
triode region 0pVDpVDsat, the current expression of Eq. (7),
including Vc, must also match to complement I–V characteristics
of both channels. This leads to
Wp
Wn
¼ vsatn
vsatp
;
Lp
Ln
¼ mlfpmlfn
. (13)
The length of the channel is scaled proportionally to the channel
mobility and the width of the channel is scaled inversely
proportional to the saturation velocity of the channel.6. Conclusions
In a nanoscale channel, it is highly likely that the mobility
and saturation velocity are scattering-independent and hence
ballistic. The pseudo channel length modulation in the absence
of quasi-pinchoff and finite output conductance is attributed to
the drain velocity increasing towards the ultimate saturation
velocity as electric field increase due to increase in the drain
voltage. New CMOS scaling law that scales width with the
saturation velocity and the length with the low-field Ohmic
mobility is proposed.Acknowledgments
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